

Claims

1. Method for measuring the delay time of at least one signal line (10-i) connecting a memory buffer (1) with a
5 memory module (1-i) comprising the following steps:

(a) sending a measurement start command from said memory buffer (1) to said memory module (2-i) and simultaneously starting an integration circuit (18-i) provided within
10 said memory buffer (1);

(b) transmitting a measurement pulse via said signal line (10-i); and

15 (c) stopping the integration circuit (18-i) when the measurement pulse transmitted via said signal line (10-i) is detected by a pulse detector (13-i) provided within said memory buffer (1),
wherein the integrated value of the integration circuit
20 (18-i) indicates the delay time (DT_i) of said signal line (10-i).

2. The method according to claim 1,
wherein a measurement pulse generator (7) provided within
25 said memory module (2-i) is activated after reception of the measurement start command by said memory module (2-i) to transmit a measurement pulse via said signal line (10-i) to said memory buffer (1).

30 3. The method according to claim 1,
wherein a measurement pulse generator (7) provided within said memory buffer (1) is activated simultaneously with the integration circuit (18-i) when the measurement start command is sent to said memory module (2-i) to transmit a

measurement pulse via said signal line (10-i) to said memory module (2-i).

4. The method according to claim 3,
5 wherein the memory module (2-i) retransmits the measurement pulse received via said signal line (10-i) back to the memory buffer (1) when the memory module (2-i) has received the measurement start command.
- 10 5. The method according to claim 1,
wherein the measurement start command is sent from said memory buffer (1) to said memory modules (2-i) via a control line of a command and address bus.
- 15 6. The method according to claim 2 or 3,
wherein the measurement pulse generator (7) is clocked by a clock signal (CLK) having a predetermined clock period (T_{CLK}).
- 20 7. The method according to claim 6,
wherein the integration circuit (18-i) is supplied with a phase adjusted clock signal (CLK') to integrate time fractions (T_{CLK}/m) of the clock period (T_{CLK}) of said clock signal (CLK) to the delay time (DT_i) of said signal line
25 (10-i).
- 30 8. The method according to claim 7,
wherein the clock signal (CLK) is generated by a clock signal generator (16).
9. The method according to claim 1,
wherein the measured delay time of said signal line (10-i) is stored in a signal line delay memory (22) provided within said memory buffer (1).

10. The method according to claim 9,
wherein a delay time compensation unit (12) provided
within said memory buffer (1) is adjusted depending on
the delay time (DT_i) which is stored in said signal line
5 memory (22) such that all signal lines (10-i) connecting
said memory buffer (1) to different memory modules (2-i)
comprise an equal standard time delay (DT_{set}).

11. The method according to claim 1,
10 wherein the signal line is a data line of a bi-
directional data bus.

12. The method according to claim 1,
wherein the measurement start command is generated by a
15 control logic (3) of said memory buffer (1).

13. A memory buffer for a memory module board which is
connected via a signal line (10-i) to a plurality of mem-
ory modules (2-i) mounted on said memory module board.
20 having different signal line lengths,
wherein the memory buffer (1) comprises for each signal
line (10-i) a corresponding integration circuit (18-i)
for integrating the transmission time of a measurement
pulse transmitted via said signal line (10-i) between
25 said memory buffer (1) and a memory module (2-i) con-
nected to said signal line (10-i).

14. The memory buffer according to claim 13,
wherein the memory buffer (1) comprises a control logic
30 (3) which sends a measurement start command to the memory
modules (2-i) via a control line (4) of a command and ad-
dress bus (CA).

15. The memory buffer according to claim 13,
wherein the signal line (10-i) is a data line of a bi-
directional data bus.

5 16. The memory buffer according to claim 13,
wherein each integration circuit (18-i) is connected to
the control logic (3) to receive a start signal when the
measurement start command is sent to the memory modules
(2-i).

10

17. The memory buffer according to claim 13,
wherein the memory buffer (1) comprises a measurement
pulse detector (13) which detects a measurement pulse re-
ceived via said signal line (10-i).

15

18. The memory buffer according to claim 13,
wherein the integration circuit (18-i) of a signal line
(10-i) is connected to a corresponding measurement pulse
detector (13-i) of said signal line (10-i) to receive a
20 stop signal when a measurement pulse is detected by said
pulse detector (13-i).

19. The memory buffer according to claim 13,
wherein the memory buffer (1) comprises a signal line de-
25 lay memory (22) for storing the integrated values of all
integration circuits (18-i) provided within said memory
buffer (1) as delay times (DT_i) of the corresponding sig-
nal lines (10-i).

30 20. The memory buffer according to claim 13,
wherein the memory buffer (1) comprises a delay compensa-
tion unit (12) which compensates the delay times (DT_i) of
the signal lines (10-i) depending on the delay times
stored in said signal line delay memory (22) to provide

an equal standard time delay for all signal lines (10-i) of said memory buffer (1).

21. The memory buffer according to claim 13,
5 wherein the integration circuits (18-i) are supplied with
a phase adjusted clock signal (CLK') generated by a clock
phase generator (27) to integrate time fractions (T_{CLK}/m)
of a clock period (T_{CLK}) of a clock signal (CLK) generated
by a clock signal generator (16) provided within said
10 memory buffer (1).

22. The memory buffer according to claim 13,
wherein the memory buffer (1) comprises a measurement
pulse generator (7) which transmits a measurement pulse
15 via the signal line (10-i) when the control logic (3)
sends a measurement start command to the memory modules
(2-i).

23. The memory buffer according to claim 13,
20 wherein the delay compensation unit (12) is connected via
signal lines (24) to a microcontroller (25) mounted on a
motherboard.

24. The memory buffer according to claim 13,
25 wherein the memory modules (2-i) are DRAMs.